## AHE281XD Series

## Dual Output, Hybrid - High Reliability DC/DC Converter

## DESCRIPTION

The AHE Series of DC/DC converters feature high power density and an extended temperature range for use in military and industrial applications. Designed to MIL-STD-704 input requirements, these devices have nominal 28 VDC inputs with $\pm 12 \mathrm{~V}$ and $\pm 15 \mathrm{~V}$ dual outputs to satisfy a wide range of requirements. The circuit design incorporates a pulse width modulated push-pull topology operating in the feed-forward mode at a nominal switching frequency of 250 KHz . Input to output isolation is achieved through the use of transformers in the forward and feedback circuits.

The advanced feedback design provides fast loop response for superior line and load transient characteristics and offers greater reliability and radiation tolerance than devices incorporating optical feedback circuits.

Manufactured in a facility fully qualified to MIL-PRF38534, these converters are available in four screening grades to satisfy a wide range of requirements. The CH grade is fully compliant to the requirements of MIL-PRF-38534 for class H . The HB grade is processed and screened to the class H requirement, but may not necessarily meet all of the other MIL-PRF-38534 requirements, e.g., element evaluation and Periodic Inspection (P.I.) not required. Both grades are tested to meet the complete group "A" test specification over the full military temperature range without output power deration. Two grades with more limited screening are also available for use in less demanding applications. Variations in electrical, mechanical and screening can be accommodated. Contact Lambda Advanced Analog for special requirements.

## FEATURES

- 17 To 40 Volt Input Range (28VDC Nominal)
- $\pm 12$ and $\pm 15$ Volt Outputs Available
- Indefinite Short Circuit and Overload Protection
- $12.9 \mathrm{~W} /$ in $^{3}$ Power Density

■ 15 Watts Output Power

- Fast Loop Response For Superior Transient Characteristics
- Operating Temperature Range From $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ Available
- Popular Industry Standard Pin-Out
- Resistance Seam Welded Case For Superior Long Term Hermeticity
- Efficiencies Up to 82\%
- Shutdown From External Signal
- Military Screening

■ 314,000 Hour MTBF at $85^{\circ} \mathrm{C}$, AUC

## ABSOLUTE MAXIMUM RATINGS

Input Voltage
Soldering Temperature
Case Temperature
-0.5 V to 50 V
$300^{\circ} \mathrm{C}$ for 10 seconds
Operating- $55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Storage $-65^{\circ} \mathrm{C}$ to $+135^{\circ} \mathrm{C}$

TABLE I. Electrical Performance Characteristics

| Test | Symbol | Conditions$\begin{gathered} -55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{C}} \leq+125^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{IN}}=28 \mathrm{~V} \mathrm{dc} \pm 5 \%, \mathrm{C}_{\mathrm{L}}=0 \text { unless } \\ \text { otherwise specified } \end{gathered}$ | Group A subgroups | Device types | Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min | Max |  |
| Output voltage | $\mathrm{V}_{\text {OUT }}$ | $\mathrm{I}_{\text {OUT }}=0$ | 1 | All | $\pm 11.88$ | $\pm 12.12$ | V |
|  |  |  | 2,3 |  | $\pm 11.76$ | $\pm 12.24$ |  |
| Output current 9/ $\underline{11 /}$ | Iout | $\mathrm{V}_{\text {IN }}=17,28$, and 40 V dc | 1,2,3 | All | 0.0 | $\pm 625$ | mA |
| Output ripple voltage $\underline{8} / \underline{9}$ | $\mathrm{V}_{\text {RIP }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=17,28, \text { and } 40 \mathrm{~V} \text { dc } \\ & \text { B.W. }=\text { dc to } 2 \mathrm{mHz} \end{aligned}$ | 1,2,3 | All |  | 60 | mV p-p |
| Output power 4/ 9/ 11/ | Pout | $\mathrm{V}_{\text {IN }}=17,28$, and 40 V dc | 1,2,3 | All | 15 |  | W |
| $\begin{aligned} & \text { Line } \quad \underline{9 /} \\ & \text { regulation } \underline{10 /} \end{aligned}$ | $\mathrm{VR}_{\text {LINE }}$ | $\begin{aligned} & \mathrm{V}_{\text {IV }}=17,28, \text { and } 40 \mathrm{~V} \mathrm{dc} \\ & \mathrm{I}_{\text {OUT }}=0, \pm 313 \text {, and } \pm 625 \mathrm{~mA} \end{aligned}$ | 1 | All |  | 30 | mV |
|  |  |  | 2,3 |  |  | 60 |  |
| Load regulation 9/ | $\mathrm{VR}_{\text {LOAD }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=17,28 \text {, and } 40 \mathrm{~V} \mathrm{dc} \\ & \mathrm{I}_{\text {out }}=0, \pm 313 \text {, and } \pm 625 \mathrm{~mA} \end{aligned}$ | 1,2,3 | All |  | 120 | mV |
| Input current | $\mathrm{I}_{\text {IN }}$ | $\mathrm{I}_{\text {Out }}=0$, inhibit $(\operatorname{pin} 2)$ tied to input return (pin 10) | 1,2,3 | All |  | 18 | mA |
|  |  | $\begin{aligned} & \text { Iout }=0, \\ & \text { inhibit }(\operatorname{pin} 2)=\text { open } \end{aligned}$ |  |  |  | 40 |  |
| Input ripple current 8 / | $\mathrm{I}_{\text {RIP }}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{OUT}}= \pm 625 \mathrm{~mA} \\ & \text { B.W. }=\text { dc to } 2 \mathrm{MHz} \end{aligned}$ | 1,2,3 | All |  | 50 | mA p-p |
| Efficiency | $\mathrm{E}_{\mathrm{FF}}$ | $\begin{aligned} & \mathrm{I}_{\text {OuT }}= \pm 625 \mathrm{~mA}, \\ & \mathrm{~T}_{\mathrm{C}}=+25^{\circ} \mathrm{C} \end{aligned}$ | 1 | All | 80 |  | \% |
| Isolation | ISO | Input to output or any pin to case (except pin 8) at $500 \mathrm{~V} \mathrm{dc}, \mathrm{~T}_{\mathrm{C}}=$ $+25^{\circ} \mathrm{C}$ | 1 | All | 100 |  | $\mathrm{M} \Omega$ |
| Capacitive load 6/ 12/ | $\mathrm{C}_{\mathrm{L}}$ | No effect on dc performance, $\mathrm{T}_{\mathrm{C}}=+25^{\circ} \mathrm{C}$ | 4 | All |  | 200 | $\mu \mathrm{F}$ |
| Power dissipation load fault | $\mathrm{P}_{\mathrm{D}}$ | Overload, $\mathrm{T}_{\mathrm{C}}=+25^{\circ} \mathrm{C} \quad \underline{3} /$ | 1 | All |  | 6 | W |
|  |  | Short circuit, $\mathrm{T}_{\mathrm{C}}=+25^{\circ} \mathrm{C}$ |  |  |  | 6 |  |

See footnotes at end of table

TABLE I. Electrical Performance Characteristics - Continued

| Test | Symbol |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Notes:

1/ Recovery time is measured from the initiation of the transient to where $\mathrm{V}_{\text {OUT }}$ has returned to within $\pm 1$ percent of $\mathrm{V}_{\text {OUT }}$ at 50 percent load.
2/Turn on delay time measurement is for either a step application of power at the input or the removal of a ground signal from the inhibit pin (pin 2) while power is applied to the input.
3/ An overload is that condition with a load in excess of the rated load but less than that necessary to trigger the short circuit protection and is the condition of maximum power dissipation.
4/ Total power at both outputs. For operation at 16 V dc input, derate output power by 33 percent.
5/ Input step transition time between 2 and 10 microseconds.
6/ Capacitive load may be any value from 0 to the maximum limit without compromising dc performance. A capacitive load in excess of the maximum limit will not disturb loop stability but may interfere with the operation of the load fault detection circuitry, appearing as a short circuit during turn on
7/ Load step transition time between 2 and 10 microseconds.
8/ Bandwidth guaranteed by design. Tested for 20 KHz to 2 MHz .
9/ Tested at each output.
$\underline{10 /}$ When operating with unbalanced loads, at least 25 percent of the load must be on the positive output to maintain regulation.
11/Parameter guaranteed by line and load regulation tests.
12/ Parameter shall be tested as part of design characterization and after design or process changes. Thereafter parameters shall be guaranteed to the limits specified in Table I.

## ABSOLUTE MAXIMUM RATINGS

Input Voltage
Soldering Temperature
Case Temperature
-0.5 V to 50 V
$300^{\circ} \mathrm{C}$ for 10 seconds
Operating- $55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Storage $-65^{\circ} \mathrm{C}$ to $+135^{\circ} \mathrm{C}$

TABLE II. Electrical Performance Characteristics

| Test | Symbol | Conditions$\begin{gathered} -55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{C}} \leq+125^{\circ} \mathrm{C} \\ \mathrm{~V}_{\text {IN }}=28 \mathrm{~V} \text { dc } \pm 5 \%, \mathrm{C}_{\mathrm{L}}=0 \text { unless } \\ \text { otherwise specified } \end{gathered}$ | Group A subgroups | Device types | Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min | Max |  |
| Output voltage | $\mathrm{V}_{\text {OUT }}$ | $\mathrm{I}_{\text {OUT }}=0$ | 1 | All | $\pm 14.85$ | $\pm 15.15$ | V |
|  |  |  | 2,3 |  | $\pm 14.70$ | $\pm 15.30$ |  |
| $\begin{gathered} \text { Output current } \underline{9 / 1} \\ \underline{11 / /} \end{gathered}$ | $\mathrm{I}_{\text {Out }}$ | $\mathrm{V}_{\text {IN }}=17,28$, and 40 V dc | 1,2,3 | All | 0.0 | $\pm 500$ | mA |
| Output ripple 8 / voltage 9 / | $\mathrm{V}_{\text {RIP }}$ | $\begin{aligned} & \mathrm{V}_{\text {IN }}=17,28, \text { and } 40 \mathrm{~V} \mathrm{dc} \\ & \text { B.W. }=\mathrm{dc} \text { to } 2 \mathrm{mHz} \end{aligned}$ | 1,2,3 | All |  | 60 | mV p-p |
| Output power 4/ ${ }^{\text {9/ 11/ }}$ | $\mathrm{P}_{\text {OUT }}$ | $\mathrm{V}_{\text {IN }}=17,28$, and 40 V dc | 1,2,3 | All | 15 |  | W |
| $\begin{aligned} & \text { Line } \quad \underline{9 /} \\ & \text { regulation } \underline{10 /} \end{aligned}$ | $\mathrm{VR}_{\text {LINE }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=17,28, \text { and } 40 \mathrm{~V} \mathrm{dc} \\ & \mathrm{I}_{\text {OUT }}=0, \pm 250, \text { and } \pm 500 \mathrm{~mA} \end{aligned}$ | 1 | All |  | 35 | mV |
|  |  |  | 2,3 |  |  | 75 |  |
| Load regulation 9/ | $\mathrm{VR}_{\text {LOAD }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=17,28, \text { and } 40 \mathrm{~V} \mathrm{dc} \\ & \mathrm{I}_{\mathrm{OUT}}=0, \pm 250 \text {, and } \pm 500 \mathrm{~mA} \end{aligned}$ | 1,2,3 | All |  | 150 | mV |
| Input current | $\mathrm{I}_{\text {IN }}$ | $\mathrm{I}_{\text {OUT }}=0$, inhibit $(\operatorname{pin} 2)$ tied to input return (pin 10) | 1,2,3 | All |  | 18 | ma |
|  |  | $\begin{aligned} & \mathrm{I}_{\mathrm{OUT}}=0, \\ & \text { inhibit }(\text { pin } 2)=\text { open } \end{aligned}$ |  |  |  | 40 |  |
| Input ripple 8 / current | $\mathrm{I}_{\text {RIP }}$ | $\begin{aligned} & \mathrm{I}_{\text {out }}= \pm 500 \mathrm{~mA} \\ & \text { B.W. }=\text { dc to } 2 \mathrm{MHz} \end{aligned}$ | 1,2,3 | All |  | 50 | mA p-p |
| Efficiency | $\mathrm{E}_{\text {FF }}$ | $\begin{aligned} & \mathrm{I}_{\text {out }}= \pm 500 \mathrm{~mA}, \\ & \mathrm{~T}_{\mathrm{C}}=+25^{\circ} \mathrm{C} \end{aligned}$ | 1 | All | 80 |  | \% |
| Isolation | ISO | Input to output or any pin to case (except pin 8) at $500 \mathrm{~V} \mathrm{dc}, \mathrm{T}_{\mathrm{C}}=$ $+25^{\circ} \mathrm{C}$ | 1 | All | 100 |  | $\mathrm{M} \Omega$ |
| Capacitive load 6/ 12/ | $\mathrm{C}_{\mathrm{L}}$ | No effect on dc performance, $\mathrm{T}_{\mathrm{C}}=+25^{\circ} \mathrm{C}$ | 4 | All |  | 200 | $\mu \mathrm{F}$ |
| Power dissipation load fault | $\mathrm{P}_{\mathrm{D}}$ | Overload, $\mathrm{T}_{\mathrm{C}}=+25^{\circ} \mathrm{C} \quad 3 /$ | 1 | All |  | 6 | W |

TABLE II. Electrical Performance Characteristics - Continued.

| Test | Symbol | Conditions$\begin{gathered} -55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{C}} \leq+125^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{IN}}=28 \mathrm{~V} \text { dc } \pm 5 \%, \mathrm{C}_{\mathrm{L}}=0 \text { unless } \\ \text { otherwise specified } \end{gathered}$ | Group A <br> Subgroups | Device Type | Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min | Max |  |
| $\begin{gathered} \text { Switching } \\ \text { frequency } \end{gathered} \underline{9}$ | $\mathrm{F}_{\mathrm{S}}$ | $\mathrm{I}_{\text {Out }}= \pm 500 \mathrm{~mA}$ | 4,5,6 | 01 | 225 | 275 | KHz |
|  |  |  |  | 02 | 225 | 245 |  |
|  |  |  |  | 03 | 250 | 275 |  |
| Output response to step transient load changes 7/ | $\mathrm{VO}_{\text {TLOAD }}$ | 50 percent load to/from 100 percent load | 4 | All | -300 | +300 | mV pk |
|  |  |  | 5,6 |  | -450 | +450 |  |
|  |  | No load to/from 50 percent load | 4 | All | -500 | +500 |  |
|  |  |  | 5,6 |  | -750 | +750 |  |
| Recovery time step transient load changes transient load changes $\underline{1 / 7}$ | TT ${ }_{\text {LOAD }}$ | 50 percent load to/from 100 percent load | 4 | All |  | 70 | $\mu \mathrm{s}$ |
|  |  |  | 5,6 |  |  | 100 |  |
|  |  | No load to 50 percent load | 4,5,6 | All |  | 1500 |  |
|  |  | 50 percent load to no load | 4,5,6 | All |  | 5 | ms |
| Output response to transient step line changes $5 / 12 /$ | $\mathrm{VO}_{\text {TLINE }}$ | Input step 17 to 40 V dc | 4,5,6 | All |  | 1500 | mV pk |
|  |  | Input step 40 to 17 V dc | 4,5,6 | All |  | -1500 |  |
| Recovery time transient step line changes $1 / 5 / \underline{12 /}$ | $\mathrm{TT}_{\text {LINE }}$ | Input step 17 to 40 V dc | 4,5,6 | All |  | 4 | ms |
|  |  | Input step 40 to 17 V dc | 4,5,6 | All |  | 4 |  |
| Turn on overshoot 9/ | VTonos | $\mathrm{I}_{\text {OuT }}=0$ and $\pm 500 \mathrm{~mA}$ | 4,5,6 | All |  | 600 | mV pk |
| Turn on delay $\underline{2 / 9 /}$ | $\mathrm{Ton}_{\mathrm{D}}$ | $\mathrm{I}_{\text {Out }}=0$ and $\pm 500 \mathrm{~mA}$ | 4,5,6 | All |  | 10 | ms |
| Load fault recovery [12/ | $\mathrm{Tr}_{\text {LF }}$ |  | 4,5,6 | All |  | 10 | ms |

## Notes:

1/Recovery time is measured from the initiation of the transient to where $\mathrm{V}_{\text {out }}$ has returned to within $\pm 1$ percent of $\mathrm{V}_{\text {out }}$ at 50 percent load.
$\underline{\underline{2}}$ Turn on delay time measurement is for either a step application of power at the input or the removal of a ground signal from the inhibit pin (pin 2) while power is applied to the input.
3/ An overload is that condition with a load in excess of the rated load but less than that necessary to trigger the short circuit protection and is the condition of maximum power dissipation.
4/ Total power at both outputs. For operation at 16 V dc input, derate output power by 33 percent.
5/ Input step transition time between 2 and 10 microseconds.
6/ Capacitive load may be any value from 0 to the maximum limit without compromising dc performance. A capacitive load in excess of the maximum limit will not disturb loop stability but may interfere with the operation of the load fault detection circuitry, appearing as a short circuit during turn on.
7/ Load step transition time between 2 and 10 microseconds.
8/ Bandwidth guaranteed by design. Tested for 20 KHz to 2 MHz .
9/ Tested at each output.
$10 /$ When operating with unbalanced loads, at least 25 percent of the load must be on the positive output to maintain regulation.
11/Parameter guaranteed by line and load regulation tests.
12/Parameter shall be tested as part of design characterization and after design or process changes. Thereafter parameters shall be guaranteed to the limits specified in Table II.

## BLOCK DIAGRAM (Single Output)



## APPLICATION INFORMATION

## Inhibit Function

Connecting the inhibit input (Pin 2) to input common (Pin 10) will cause the converter to shut down. It is recommended that the inhibit pin be driven by an open collector device capable of sinking at least $400 \mu \mathrm{~A}$ of current. The open circuit voltage of the inhibit input is $11.5+1$ VDC.

## EMI Filter

An optional EMI filter (AFC461) will reduce the input ripple current to levels below the limits imposed by MIL-STD-461 CEO3.

## Device Synchronization

Whenever multiple DC/DC converters are utilized in a single system, significant low frequency noise may be generated due to slight difference in the switching frequencies of the converters (beat frequency noise). Because of the low frequency nature of this noise (typically less than 10 KHz ), it is difficult to filter out and may interfere with proper operation of sensitive systems (communications, radar or telemetry). Lambda Advanced Analog offers an option which provides synchronization of multiple AHE/ATW converters, thus eliminating this type of noise.
To take advantage of this capability, the system
designer must assign one of the converters as the master. Then, by definition, the remaining converters become slaves and will operate at the masters' switching frequency. The user should be aware that the synchronozation system is fail-safe; that is, the slaves will continue operating should the master frequency be interrupted for any reason. The layout must be such that the synchronozation output (Pin 9) of the master device is connected to the synchronozation input (Pin 9) of each slave device. It is advisable to keep this run short to minimize the possibilty of radiating the 250 KHz switching frequency.

The appropriate parts must be ordered to utilize this feature. After selecting the converters required for the system, an 'MSTR' suffix is added for the master converter part number and an 'SLV' suffix is added for slave part number.

- $\qquad$


Typical Synchronization Connection Diagram

## PIN DESIGNATION

AHE2812D
AHE2815D

Pin 1 Positive input
Pin 2 Inhibit input
Pin 3 Positive output
Pin 4 Output common
Pin 5 Negative output

Pin 10 Input common
Pin 9 N/C or sync.
Pin 8 Case ground
Pin 7 N/C
Pin 6 N/C

HB Screening Process
Per MIL-PRF-38534

| Test Inspection | Method | Conditlon |
| :--- | :---: | :--- |
| Pre-Seal Internal Visual | 2017 |  |
| Stabilization Bake | 1008 | C |
| Temperature Cycling | 1010 | C |
| Constant Acceleration | 2001 | $\mathrm{~A}, \mathrm{Y} 1$ direction |
| Burn-in | 1015 | $\mathrm{TC}=+125^{\circ} \mathrm{C}$ |
| Final Electrical Test |  | $\mathrm{TC}=-55,+25,+125^{\circ} \mathrm{C}$ |
| Gross Leak | 1014 | C |
| Fine Leak | 1014 | A |
| External Visual | 2009 |  |

ES Screening Process
Same as HB screening except as follows:

| Test Inspection | Method |
| :--- | :--- |
| Constant Acceleration | $2001,500 \mathrm{~g}$ 's |
| Burn-in | $1015,96 \mathrm{hrs}$. |
| Final Electrical | $25^{\circ} \mathrm{C}$ only |

## PART NUMBER

AHF 28 xx D x/x-xxx
Model
 |
Input Voltage -
Synchronization Option MSTR—Master
SLV—Slave
Output Voltage __
12-12 VDc
15-15 Vdc
Temperature Range Omit for $-55^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ ES- $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ HB- $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Dual Output $\qquad$

Package Option
F-Flange
Omit for standard

## MECHANICAL OUTLINE



## Weight

Standard-55 grams max.
Flange-58 grams max.

STANDARDIZED MILITARY DRAWING
CROSS REFERENCE

| Standardized <br> military drawing <br> PIN | Vendor <br> CAGE <br> number | Vendor <br> similar <br> PIN |
| :--- | :--- | :--- |
| $5962-9157501 \mathrm{HXX}$ | 52467 | AHE2815D/CH |
| $5962-9157501 \mathrm{HZX}$ | 52467 | AHE2815DF/CH |
| $5962-9157502 \mathrm{HXX}$ | 52467 | AHE2815D/CH-SLV |
| $5962-9157502 \mathrm{HZX}$ | 52467 | AHE2815DF/CH-SLV |
| $5962-9157503 \mathrm{HXX}$ | 52467 | AHE2815D/CH-MSTR |
| $5962-9157503 \mathrm{HZX}$ | 52467 | AHE2815DF/CH-MSTR |


| Standardized <br> military drawing <br> PIN | Vendor <br> CAGE <br> number | Vendor <br> similar <br> PIN |
| :--- | :--- | :--- |
| $5962-9204001 \mathrm{HXX}$ | 52467 | AHE2812D/CH |
| $5962-9204001 \mathrm{HZX}$ | 52467 | AHE2812DF/CH |
| $5962-9204002 \mathrm{HXX}$ | 52467 | AHE2812D/CH-SLV |
| $5962-9204002 \mathrm{HZX}$ | 52467 | AHE2812DF/CH-SLV |
| $5962-9204003 \mathrm{HXX}$ | 52467 | AHE2812D/CH-MSTR |
| $5962-9204003 \mathrm{HZX}$ | 52467 | AHE2812DF/CH-MSTR |

AHE2815D EFFICIENCY



